Difference between revisions of "Clock Card"
From MCEWiki
Line 21: | Line 21: | ||
== Schematics == | == Schematics == | ||
− | * Rev. B5 schematic [[http://www.phas.ubc.ca/%7Emce/mcedocs/hardware/schematics/ | + | * Rev. B5 schematic [[http://www.phas.ubc.ca/%7Emce/mcedocs/hardware/schematics/Clock%20Card%20RevB/SC2-ELE-S581-101_RevB5_CC_Schematics.pdf PDF]] |
− | * Rev. B6 schematic [[http://www.phas.ubc.ca/%7Emce/mcedocs/hardware/schematics/ | + | * Rev. B6 schematic [[http://www.phas.ubc.ca/%7Emce/mcedocs/hardware/schematics/Clock%20Card%20RevB/SC2-ELE-S581-101_RevB6_CC_Schematics.pdf PDF]] |
− | * Rev. C0 schematic [[http://www.phas.ubc.ca/%7Emce/mcedocs/hardware/schematics/ | + | * Rev. C0 schematic [[http://www.phas.ubc.ca/%7Emce/mcedocs/hardware/schematics/Clock%20Card%20RevC/ELE-C581-101_RevC0_CC_Schematics.pdf PDF]] |
* Rev. D1 schematic [[http://www.phas.ubc.ca/%7Emce/mcedocs/hardware/schematics/Clock_Card_RevD/ELE-C581-101_RevD1_CC_Schematics.PDF PDF]] | * Rev. D1 schematic [[http://www.phas.ubc.ca/%7Emce/mcedocs/hardware/schematics/Clock_Card_RevD/ELE-C581-101_RevD1_CC_Schematics.PDF PDF]] | ||
[[Category:Clock Card| ]] | [[Category:Clock Card| ]] |
Latest revision as of 19:32, 3 April 2018
Related topics:
► Hardware
Functional Description
Each MCE is equipped with only one Clock Card. There Clock Card is responsible for the following tasks:
- communicate to the outside world:
- a pair of fibre optical links connected to a PC that controls the MCE subrack. (Cypress Hotlink protocol is used.)
- a manchester-encoded fibre link to a Sync Box.
- a non-manchester-encoded fibre link input (U23 only populated prior to RevD)
- packet assembly/disassembly
- dispatch incoming commands to other cards in the MCE rack over the backplane
- Clock generation and distribution
- coordinate operation among MCE cards
- Clock Card firmware
- Clock Card commands
- Block diagram [PDF] (obsolete)
- Clock Card Rev B5 to Rev B6 changes
- Clock Card Rev B to Rev C changes
- MCE backplane protocol
- MCE fibre protocol