Difference between revisions of "Clock Card"
From MCEWiki
| (15 intermediate revisions by 2 users not shown) | |||
| Line 1: | Line 1: | ||
| − | {{ | + | {{Related|Clock Card}} |
== Functional Description == | == Functional Description == | ||
Each MCE is equipped with only one Clock Card. There Clock Card is responsible for the following tasks: | Each MCE is equipped with only one Clock Card. There Clock Card is responsible for the following tasks: | ||
* communicate to the outside world: | * communicate to the outside world: | ||
| − | ** a pair of fibre optical links connected to a PC that controls the MCE subrack | + | ** a pair of [[Fiber Cable |fibre optical links]] connected to a PC that controls the MCE subrack. ([http://www.cypress.com/?docID=31689 Cypress Hotlink] protocol is used.) |
| − | ** a fibre link to a Sync Box. | + | ** a manchester-encoded [[Fiber Cable |fibre link]] to a Sync Box. |
| + | ** a non-manchester-encoded [[Fiber Cable |fibre link]] input (U23 only populated prior to RevD) | ||
* packet assembly/disassembly | * packet assembly/disassembly | ||
* dispatch incoming commands to other cards in the MCE rack over the backplane | * dispatch incoming commands to other cards in the MCE rack over the backplane | ||
| Line 12: | Line 13: | ||
---- | ---- | ||
* [[Clock Card firmware]] | * [[Clock Card firmware]] | ||
| + | * [[MCE commands#Clock card commands|Clock Card commands]] | ||
* Block diagram [[http://www.phas.ubc.ca/%7Emce/mcedocs/hardware/board_block_diagram/cc_bd.pdf PDF]] (obsolete) | * Block diagram [[http://www.phas.ubc.ca/%7Emce/mcedocs/hardware/board_block_diagram/cc_bd.pdf PDF]] (obsolete) | ||
| + | * [[Clock Card Rev B5 to Rev B6 changes]] | ||
| + | * [[Clock Card Rev B to Rev C changes]] | ||
| + | * [[MCE backplane protocol]] | ||
| + | * [[MCE fibre protocol]] | ||
| + | |||
== Schematics == | == Schematics == | ||
| − | * Rev.B5 schematic [[http://www.phas.ubc.ca/%7Emce/mcedocs/hardware/schematics/Clock%20Card%20RevB/SC2-ELE-S581-101_RevB5_CC_Schematics.pdf PDF]] | + | * Rev. B5 schematic [[http://www.phas.ubc.ca/%7Emce/mcedocs/hardware/schematics/Clock%20Card%20RevB/SC2-ELE-S581-101_RevB5_CC_Schematics.pdf PDF]] |
| + | * Rev. B6 schematic [[http://www.phas.ubc.ca/%7Emce/mcedocs/hardware/schematics/Clock%20Card%20RevB/SC2-ELE-S581-101_RevB6_CC_Schematics.pdf PDF]] | ||
* Rev. C0 schematic [[http://www.phas.ubc.ca/%7Emce/mcedocs/hardware/schematics/Clock%20Card%20RevC/ELE-C581-101_RevC0_CC_Schematics.pdf PDF]] | * Rev. C0 schematic [[http://www.phas.ubc.ca/%7Emce/mcedocs/hardware/schematics/Clock%20Card%20RevC/ELE-C581-101_RevC0_CC_Schematics.pdf PDF]] | ||
| + | * Rev. D1 schematic [[http://www.phas.ubc.ca/%7Emce/mcedocs/hardware/schematics/Clock_Card_RevD/ELE-C581-101_RevD1_CC_Schematics.PDF PDF]] | ||
| − | [[Category: | + | [[Category:Clock Card| ]] |
Latest revision as of 19:32, 3 April 2018
Related topics:
► Hardware
Functional Description
Each MCE is equipped with only one Clock Card. There Clock Card is responsible for the following tasks:
- communicate to the outside world:
- a pair of fibre optical links connected to a PC that controls the MCE subrack. (Cypress Hotlink protocol is used.)
- a manchester-encoded fibre link to a Sync Box.
- a non-manchester-encoded fibre link input (U23 only populated prior to RevD)
- packet assembly/disassembly
- dispatch incoming commands to other cards in the MCE rack over the backplane
- Clock generation and distribution
- coordinate operation among MCE cards
- Clock Card firmware
- Clock Card commands
- Block diagram [PDF] (obsolete)
- Clock Card Rev B5 to Rev B6 changes
- Clock Card Rev B to Rev C changes
- MCE backplane protocol
- MCE fibre protocol
