Address Card firmware
From MCEWiki
Related topics:
► Firmware
Contents
Firmware Revision Listing
Revision 6.0.1
- Filename
- ac_v06000001_20160408.sof
- ac_v06000001_20160408.pof
- Features
- added 64-element rb/wb suuport by introducing virtual card-ids. When the virtual card_id is used, a tga offset of 32 is applied when writing to a parameter id.
- also merged some of the changes in ac 5.0.3 to optimize logic utilization
Revision 5.0.4 (Stable)
- Filename: ac_v05000004_16feb2010.sof
- Features:
- Based on 5.0.0 with added support for new temperature chip (max1618) installed on Rev. D Address cards.
- temporary release, better apply this patch to rev. 5.0.3 after testing 5.0.3.
- missing scuba2 heater commands
- Bugs:
- None yet reported
- FPGA Resource Usage (addr_card.fit.rpt):
Revision 5.0.3 (test)
- Filename: ac_v05000003_19nov2009.sof
- To Do:
- ---
- Features:
- Based on both ac v5.0.2 and v2.0.a
- Reduces the usage of RAM and Logic Elements in the design so that there is margin for new features and space for SignalTap
- IMPORTANT: Must be used in conjunction with firmware v05000000+ of all other cards.
- Details:
- Differences between ac_v5.0.2 and ac_v5.0.3
addr_card.vhd ac_dac_ctrl.vhd
- Bugs:
- does not support new temperature chip on Rev. D address Cards. (Max1618)
- FPGA Resource Usage (addr_card.fit.rpt):
+--------------------------------------------------------------------------+ ; Fitter Summary ; +--------------------------+-----------------------------------------------+ ; Fitter Status ; Successful - Thu Nov 19 11:48:29 2009 ; ; Quartus II Version ; 9.0 Build 235 06/17/2009 SP 2 SJ Full Version ; ; Revision Name ; addr_card ; ; Top-level Entity Name ; addr_card ; ; Family ; Stratix ; ; Device ; EP1S10F780C5 ; ; Timing Models ; Final ; ; Total logic elements ; 7,324 / 10,570 ( 69 % ) ; ; Total pins ; 279 / 427 ( 65 % ) ; ; Total virtual pins ; 0 ; ; Total memory bits ; 135,808 / 920,448 ( 15 % ) ; ; DSP block 9-bit elements ; 8 / 48 ( 17 % ) ; ; Total PLLs ; 1 / 6 ( 17 % ) ; ; Total DLLs ; 0 / 2 ( 0 % ) ; +--------------------------+-----------------------------------------------+
- Timing Analyzer Summary (addr_card.tan.rpt):
+---------------------------------------------------------------------- ; Timing Analyzer Summary +----------------------------------------------------------+----------+ ; Type ; Slack ; +----------------------------------------------------------+----------+ ; Worst-case tsu ; N/A ; ; Worst-case tco ; N/A ; ; Worst-case th ; N/A ; ; Clock Setup: 'ac_pll:pll0|altpll:altpll_component|_clk0' ; 2.853 ns ; ; Clock Setup: 'ac_pll:pll0|altpll:altpll_component|_clk2' ; 3.742 ns ; ; Clock Hold: 'ac_pll:pll0|altpll:altpll_component|_clk0' ; 0.531 ns ; ; Clock Hold: 'ac_pll:pll0|altpll:altpll_component|_clk2' ; 0.556 ns ; ; Total number of failed paths ; ; +----------------------------------------------------------+----------+
Revision 5.0.2
- Filename: ac_v05000002_16oct2009.sof
- To Do:
- ---
- Features:
- Based on ac_v5.0.1
- Adds HEATER_BIAS and HEATER_BIAS_LEN parameters for Tc-flattening on SCUBA-2.
- IMPORTANT: Must be used in conjunction with firmware v05000000+ of all other cards.
- Details:
- Bugs:
- None yet reported
- FPGA Resource Usage (addr_card.fit.rpt):
+--------------------------------------------------------------------------+ ; Fitter Summary ; +--------------------------+-----------------------------------------------+ ; Fitter Status ; Successful - Fri Oct 16 16:41:47 2009 ; ; Quartus II Version ; 9.0 Build 235 06/17/2009 SP 2 SJ Full Version ; ; Revision Name ; addr_card ; ; Top-level Entity Name ; addr_card ; ; Family ; Stratix ; ; Device ; EP1S10F780C5 ; ; Timing Models ; Final ; ; Total logic elements ; 10,524 / 10,570 ( 100 % ) ; ; Total pins ; 279 / 427 ( 65 % ) ; ; Total virtual pins ; 0 ; ; Total memory bits ; 199,168 / 920,448 ( 22 % ) ; ; DSP block 9-bit elements ; 8 / 48 ( 17 % ) ; ; Total PLLs ; 1 / 6 ( 17 % ) ; ; Total DLLs ; 0 / 2 ( 0 % ) ; +--------------------------+-----------------------------------------------+
- Timing Analyzer Summary (addr_card.tan.rpt):
+---------------------------------------------------------------------- ; Timing Analyzer Summary +----------------------------------------------------------+----------+ ; Type ; Slack ; +----------------------------------------------------------+----------+ ; Worst-case tsu ; N/A ; ; Worst-case tco ; N/A ; ; Worst-case th ; N/A ; ; Clock Setup: 'ac_pll:pll0|altpll:altpll_component|_clk0' ; 2.267 ns ; ; Clock Setup: 'ac_pll:pll0|altpll:altpll_component|_clk2' ; 3.582 ns ; ; Clock Hold: 'ac_pll:pll0|altpll:altpll_component|_clk0' ; 0.538 ns ; ; Clock Hold: 'ac_pll:pll0|altpll:altpll_component|_clk2' ; 0.665 ns ; ; Total number of failed paths ; ; +----------------------------------------------------------+----------+
Revision 5.0.1
- Filename: ac_v05000001_14sep2009.sof
- To Do:
- ---
- Features:
- The resource usage on the AC has now reached a level where there isn't enough left to implement Signal Tap. To enable SignalTap, comment out the largest usage of RAM/LE's: "ram : tpram_32bit_x_64" in ac_dac_ctrl.vhd. Remember to uncomment this when running the final synthesis before committal.
- Based on ac_v5.0.0.
- Implements the bias_start command for different bias heating across rows on SCUBA2 arrays.
- IMPORTANT: Must be used in conjunction with firmware v05000000+ of all other cards.
- Details:
- Differences between ac_v5.0.0 and ac_v5.0.1
U system/test/source/tb/tb_cc_rcs_bcs_ac.vhd U addr_card/ac_dac_ctrl/source/rtl/ac_dac_ctrl.vhd U addr_card/ac_dac_ctrl/source/rtl/ac_dac_ctrl_pack.vhd U addr_card/addr_card/source/rtl/addr_card.vhd U addr_card/addr_card/source/rtl/addr_card_self_test.vhd U addr_card/addr_card/synth/addr_card.fit.rpt U addr_card/addr_card/synth/addr_card.fit.summary U addr_card/addr_card/synth/addr_card.map.rpt U addr_card/addr_card/synth/addr_card.qsf U addr_card/addr_card/synth/addr_card.sof U addr_card/addr_card/synth/addr_card.tan.rpt U addr_card/addr_card/synth/addr_card.tan.summary U all_cards/all_cards/source/rtl/all_cards_pack.vhd U all_cards/async/source/rtl/async_pack.vhd U all_cards/async/source/rtl/lvds_rx.vhd U all_cards/dispatch/source/rtl/dispatch.vhd U all_cards/dispatch/source/rtl/dispatch_cmd_receive.vhd U all_cards/frame_timing/source/rtl/frame_timing.vhd U all_cards/frame_timing/source/rtl/frame_timing_core.vhd U all_cards/frame_timing/source/rtl/frame_timing_pack.vhd U library/sys_param/source/rtl/data_types_pack.vhd U library/sys_param/source/rtl/wishbone_pack.vhd
- Bugs:
- None yet reported
- FPGA Resource Usage (addr_card.fit.rpt):
+--------------------------------------------------------------------------+ ; Fitter Summary ; +--------------------------+-----------------------------------------------+ ; Fitter Status ; Successful - Mon Sep 14 13:46:41 2009 ; ; Quartus II Version ; 9.0 Build 235 06/17/2009 SP 2 SJ Full Version ; ; Revision Name ; addr_card ; ; Top-level Entity Name ; addr_card ; ; Family ; Stratix ; ; Device ; EP1S10F780C5 ; ; Timing Models ; Final ; ; Total logic elements ; 9,370 / 10,570 ( 89 % ) ; ; Total pins ; 279 / 427 ( 65 % ) ; ; Total virtual pins ; 0 ; ; Total memory bits ; 199,168 / 920,448 ( 22 % ) ; ; DSP block 9-bit elements ; 8 / 48 ( 17 % ) ; ; Total PLLs ; 1 / 6 ( 17 % ) ; ; Total DLLs ; 0 / 2 ( 0 % ) ; +--------------------------+-----------------------------------------------+
- Timing Analyzer Summary (addr_card.tan.rpt):
+---------------------------------------------------------------------- ; Timing Analyzer Summary +----------------------------------------------------------+----------+ ; Type ; Slack ; +----------------------------------------------------------+----------+ ; Worst-case tsu ; N/A ; ; Worst-case tco ; N/A ; ; Worst-case th ; N/A ; ; Clock Setup: 'ac_pll:pll0|altpll:altpll_component|_clk0' ; 3.361 ns ; ; Clock Setup: 'ac_pll:pll0|altpll:altpll_component|_clk2' ; 4.142 ns ; ; Clock Hold: 'ac_pll:pll0|altpll:altpll_component|_clk0' ; 0.528 ns ; ; Clock Hold: 'ac_pll:pll0|altpll:altpll_component|_clk2' ; 0.562 ns ; ; Total number of failed paths ; ; +----------------------------------------------------------+----------+
Revision 5.0.0
- Filename: ac_v05000000_22dec2008.sof (tagged as sys_v05000000_22dec2008)
- To Do:
- ---
- Features:
- IMPORTANT: Must be used in conjunction with firmware v05000000+ of all other cards.
- To increase data bandwidth, the spare LVDS line from each card to the Clock Card is now used
- Details:
- ---
- Bugs:
- None yet reported
- FPGA Resource Usage (addr_card.fit.rpt):
+---------------------------------------------------------------------+ ; Fitter Summary ; +--------------------------+------------------------------------------+ ; Fitter Status ; Successful - Tue Jan 13 16:19:16 2009 ; ; Quartus II Version ; 8.1 Build 163 10/28/2008 SJ Full Version ; ; Revision Name ; addr_card ; ; Top-level Entity Name ; addr_card ; ; Family ; Stratix ; ; Device ; EP1S10F780C5 ; ; Timing Models ; Final ; ; Total logic elements ; 9,383 / 10,570 ( 89 % ) ; ; Total pins ; 279 / 427 ( 65 % ) ; ; Total virtual pins ; 0 ; ; Total memory bits ; 196,096 / 920,448 ( 21 % ) ; ; DSP block 9-bit elements ; 8 / 48 ( 17 % ) ; ; Total PLLs ; 1 / 6 ( 17 % ) ; ; Total DLLs ; 0 / 2 ( 0 % ) ; +--------------------------+------------------------------------------+
- Timing Analyzer Summary (addr_card.tan.rpt):
+---------------------------------------------------------------------- ; Timing Analyzer Summary +----------------------------------------------------------+----------+ ; Type ; Slack ; +----------------------------------------------------------+----------+ ; Worst-case tsu ; N/A ; ; Worst-case tco ; N/A ; ; Worst-case th ; N/A ; ; Clock Setup: 'ac_pll:pll0|altpll:altpll_component|_clk0' ; 2.617 ns ; ; Clock Setup: 'ac_pll:pll0|altpll:altpll_component|_clk2' ; 4.588 ns ; ; Clock Hold: 'ac_pll:pll0|altpll:altpll_component|_clk0' ; 0.539 ns ; ; Clock Hold: 'ac_pll:pll0|altpll:altpll_component|_clk2' ; 0.658 ns ; ; Total number of failed paths ; ; +----------------------------------------------------------+----------+
