Test plans

Testing MCE Readout Cards

Setup

The following equipments are needed:

• mas PC: An ubuntu-based PC with ARC-64 PCI card installed an running mas software.
• 2-slot backplane with Clock Card plugged in: Device under test (DUT) is plugged into this backplane during testing.
• fibre-optic cable: connects mas-PC to Clock Card.
• set of Linear supplies to power up the cards. (3V, 4.5V, 6.2V, -6.2V)
• Altera USB programmer: attached to the JTAG connector in Clock card front panel.
• PC with Quartus installed: used to program FPGA and configuration devices on Readout Card.
• Oscilloscope

If you have all the above and if your DUT has already been smoke tested, you are ready to start:

1. connect them up an power up the 2-slot backplane.
2. Load FPGA firmware using Quartus. Firmware is located at www.phas.ubc.ca/~mce/mcedocs/firmware. Run auto-detect and you should see 3 to 4 devices depending on the revision of the card you are testing. The part at the bottom of the list corresponts to Clock card FPGA. Load following firmware from the above directory: CC firmware 5.0.7, RC firmware rc_stratix3_5.0.6_jan11_2010
3. On the 2-slot backplane there are two sets of dip switches. You need to set the one on the Readout card side to 1011 (0xB), otherwise rc1 replies do not come back, because the card is not identified properly.
4. Now make sure both cards communicate with the PC. ssh to the PC running mas and connected to the 2-slot backplane trhough fibre cables and run the following command:

 mce_cmd -x rb cc fw_rev

and you will see:

 Line   0 : ok : 0x5000007

and then type:

 mce_cmd -x rb rc1 fw_rev

and you will see

 Line   0 : ok : 0xffff0006

Testing General Features

We run a scrip on the mas PC to issue commands over the fibre to test the Readout Card unit under test. In this script, the following circuits are tested: LEDs, silicon ID chip, slot-id and pcb-revision identification pins, FPGA and board temperature sense circuitry, LVDS communication pairs.

On mas PC, type: card_all_test

The output should look like:

 ****** Check to make sure the LEDs on the target card switched status! ****
 Unit Under Test  :  rc1
 Serial Number    :  SRC-216
 Firmware Revision:  -0xfffa
 card_id          :  0x20be502
 slot_id          :  [4]
 card_type        :  [2]
 card_rev         :  0
 fpga_temp        :  34 C pass
 card_temp        :  28 C pass
 results are in   :  /data/cryo/current_data/SRC-216_1285959943_all_test

Testing DACS (sa_bias, offset, sq1fb DACS)

In this stage, DACs are loaded with sets of fix values (0, mid-range, full-range) and then a ramp is applied and outputs are probed in all cases. Type: run rc_test

Testing Serial Configuration device and FPGA reconfiguration

Load firmware into the serial configuration device as oppose to the FPGA now. The serial configuration device is programmed through the FPGA by loading a jic file. Here are the steps:

• Run Quartus programmer and click on auto-detect. You should see 3 devices in the list.
• Select ep3s50 device and click on change file to choose rc_stratix3_v05000006_nnxxx2010.jic (found in www.phas.ubc.ca/~mce/mcedocs/firmware)
• When you choose the jic file, you will see that now an entry is added to the list. The serial configuration device has no direct jitag access and is only accessible through the FPGA and hence it is shown as dotted lines connected to the ep3s50.
• Now select both devices (the two on top) and click on program.
• When programming is done, turn off the power and turn it back on. If the Green Light is on, it means that you have successfully programmed the serial device.
• on mas prompt, type: mce_cmd -x rb rc1 fw_rev and you should see the firmware revision of the firmware you loaded. This is usually noted in the filename of the file you chose.

Record the result in logfile.

Preamp and ADC Step-Response Test (not complete yet)

This test routes the outputs of each preamp chain and ADC to the equivalent Feedback-DAC for a fast check on preamp chain and ADC operation, and preamp rise/fall-times and overshoot.

Firmware: rc_noise_response_test_24apr2006.sof

Equipment: HP3312A Function Generator, special 50 ohm terminated test cable, TDS3034B or TDS3054B oscilloscope.

Set the scope Measure functions to display frequency, rise-time, fall-time, and amplitude. Adjust the function generator for a square wave output at a frequency of about 800kHz, with the amplitude about mid scale on the lowest range [.01]. Connect the function generator to the preamp channel input pins on the 2SlotBP header and monitor the feedback DAC output on the 2SlotBP header with a scope. Adjust the signal amplitude and offset to about 0.5 volts p-p, centered in the DAC output range. Note: the function generator offset control does not have enough range, when using the 50 ohm terminated test cable, to adjust the offset so that the top of the square wave above about 0.7 to 0.8 volts [as viewed at the FBDAC output]. If you want to test the full range of the ADC-FBDAC combo, use the unterminated test cable.

For each preamp chain in turn connect the signal generator and check the DAC output as above. Using Internet Explorer, open the scope URL, and save the scope output as a xxx.bmp file. Log the file name, as a record of signal chain and DAC functioning. Also log any anomalies seen.

Note: if you want to do a noise FFT on the output data, use a shorting or 49R9 jumper-terminator instead of the signal generator. The scope output can be saved as an xxx.isf file, which can then be read by ‘power_spectrum.sav’, an IDL program. [There is a shortcut icon for this program at the top of the TestBench PC monitor].

Channel Noise Histogram Test

Use an MCE subrack and a 50-Ohm termination board plugged into the MDM connector that corresponds to the Readout Card under test. Then, on mas prompt type: rc_noise_histogram_test This script will acquire 50MHz data from each channel and calucluate the rms of noise and plots the histogram of the data. We should see a gaussian distribution and an rms < 6 for Rev. B cards and rms < 5 for Rev. E cards.

log results