|
|
| (13 intermediate revisions by 2 users not shown) |
| Line 1: |
Line 1: |
| − | ; MCE0 to MCE7
| + | #REDIRECT[[Sync Box#External connectors and I/O]] |
| − | : 8 Fibre outputs. Carries a 50 MHz Manchester-encoded signal containing data packets, which include incremented sequence numbers. Programmable as two sets of 4 outputs with differently spaced data packets on each.
| |
| − | ; RS232 Command IO
| |
| − | : DB9 connector, TTL input and output, used to command the Sync Box from a PC using a regular RS232 cable.
| |
| − | ; TTL-IN
| |
| − | : BNC connector, TTL input, spare input to the FPGA. ***Not currently used, and open for suggestions.
| |
| − | ; TTL-OUT
| |
| − | : BNC connector, TTL output. Carries a 50 MHz clock signal.
| |
| − | | |
| − | == '''Interface Connector''' ==
| |
| − | : A DB25 connector that provides the following auxiliary input/outputs:
| |
| − | ; Data Valid
| |
| − | : TTL input. Detects falling edges from a Real-Time Sequencer (implemented by SCUBA2) which tells the Sync box when to tell the MCE's to collect data.
| |
| − | ;OPTO-TTL
| |
| − | : TTL input, spare input to the command processor. ***Not currently used, and open for suggestions.
| |
| − | ; DATA_SYNC1 (formerly DV_SPARE1)
| |
| − | : TTL output. Carries a 5 MHz clock signal that is synchronous with DV Spare 2. (WARNING: signal polarity may be swapped)
| |
| − | ; DATA_SYNC2 (formerly DV_SPARE2)
| |
| − | : TTL output. Carries a 5 MHz data signal that is synchronized with DV Spare 1, and contains the same sequence numbers as the MCE(0-7) outputs. NOTE: This output only contains the DV info stream, but not the occurrences of Addr_Zero between DVs. (WARNING: signal polarity may be swapped)
| |
| − | ; DATA_SYNC3
| |
| − | : TTL output. Carries a 5 MHz TTL signal that contains the same sequence numbers as the MCE(0-7) outputs.
| |
| − | ; DATA_SYNC4
| |
| − | :TTL output. Carries a 5 MHz TTL signal that contains the same sequence numbers as the MCE(0-7) outputs.
| |
| − | | |
| − | = =
| |
| − | | |
| − | [http://www.phas.ubc.ca/~mce/mcedocs/hardware/schematics/SyncBox/ELE-C589-102_Sync_Box_Connector_Pinouts_Rev2.pdf Connector Pinout]
| |
| − | | |
| − | [http://www.phas.ubc.ca/~mce/mcedocs/hardware/board_block_diagram/ELE-C589-101B_DC-In_Sync_Blk_Diagram.pdf Block Diagram]
| |
| − | | |
| − | = =
| |
| − | [http://cmbr.phas.ubc.ca/mcewiki/index.php/Sync_Box#User.27s_Guide back to Sync Box ]
| |
