Difference between revisions of "Template:MCE hardware table"

From MCEWiki
Line 137: Line 137:
 
|
 
|
 
|
 
|
 +
{{#if: {{{obsolete|}}}|
 
|-
 
|-
 
| Power Supply Unit Assembly (S585) [[http://www.phas.ubc.ca/%7Emce/mcedocs/hardware/tech_description/SCUBA-2%20Power%20Supply%20Specification%20Aug-26-2005%20JM%20WH.doc DOC]]
 
| Power Supply Unit Assembly (S585) [[http://www.phas.ubc.ca/%7Emce/mcedocs/hardware/tech_description/SCUBA-2%20Power%20Supply%20Specification%20Aug-26-2005%20JM%20WH.doc DOC]]
Line 158: Line 159:
 
| [[http://www.phas.ubc.ca/%7Emce/mcedocs/documentation/schematics_pcb/SC2-ELE-S585-104_RevB_PSA_Wiring_Diagram.pdf PDF]]
 
| [[http://www.phas.ubc.ca/%7Emce/mcedocs/documentation/schematics_pcb/SC2-ELE-S585-104_RevB_PSA_Wiring_Diagram.pdf PDF]]
 
| B
 
| B
 +
}}
 
|-
 
|-
 
| Linear Feed Card
 
| Linear Feed Card

Revision as of 13:32, 17 May 2017

Description Block
Diagram
Schematics Rev. Features
Clock Card [PDF] (S581) [PDF] [PDF] B5
Readout Card [PDF] (S582) [PDF] [PDF] B9
[PDF] E0 Low-power RC
Bias Card [PDF] (S583) [PDF] [PDF] D6 Original design
[PDF] D7/8 High-current det_bias
[PDF] D11 High-current det_bias/no heater
[PDF] E0 Multiple det_bias lines
[PDF] F0 Multi det_bias & MHz-response bias lines; Low-noise bias lines turned off
[PDF] F1 Power turned off on ln_bias
[PDF] F2 Minor change in ln_bias circuit
[PDF] F3 low 1/f-noise opamp for channel 0-15
[PDF] F4 low 1/f-noise opamp for channel 15-31
Address Card [PDF] (S584) [PDF] [PDF] C4
[PDF] D0
Instrument Backplane MCEv1 5 MDM [PDF] (S587-101) [PDF] C3
[PDF] C5
Instrument Backplane MCEv2 5 MDM (C587-201) [PDF] A
Instrument Backplane MCEv2 3 MDM (C587-101) [PDF] [PDF] B
[PDF] C1
[PDF] C2
Bus Backplane MCEv1 [PDF] (S586) [PDF] [PDF] C
Bus Backplane MCEv2 (C586-101) 3 MDM [PDF] A
Bus Backplane MCEv2 (C586-201) 5 MDM [PDF] D
Filter Board MCEv1 (S587-111) [PDF] B2
Filter Board MCEv2 (C587-111) - 3 MDM [PDF] A
Filter Board MCEv2 (C587-210) - 5 MDM [PDF] A
MDM Breakout Test Board MCEv1 [XLS]

-

Linear Feed Card [PDF]
: Not updated since early design stages.
  • Clock Card Dual-Configuration Technical Note [PDF] (SC2-ELE-S8xx-xxx) (Oct. 01, 2003)
  • FPGA Configuration Block Diagram [PDF] (SC2-ELE-S560-003)
  • Subrack Mounting Instructions [DOC] (SC2-MEC-S580-504)
  • Cryostat Mounting Test Results [PDF]

External Hardware and Accessories

Description Block
Diagram
Schematics Revision
24V Power Supply and Power Distribution [PDF] [PDF] Obsolete
24V Vicor-based Power Supply [PDF] C2
Vicor Wiring Harness
[PDF] A
AC-DC Converter Unit and Power Distribution [DOC]
S588-103-101 Rectifier Board
[PDF] A
S588-104-101 Controller Board
[PDF] A
S588-105-101 Wiring
[PDF] A
Synchronizer Box [PDF] (S589) [PDF]
AC-in Rackmount: Internal Wiring (S589-102)
[PDF] [PDF] A2
AC-in Rackmount: Cable Wiring (S589-103)
[PDF]
DC-in Enclosure: Internal Wiring (C589-102)
[PDF] [PDF]
SDSU PCI Interface Board (San Diego State University) [PDF] 5A
Extender Card [PDF] (SC2-ELE-S565-008-003) [PDF]
Instrument Bus Tester [PDF] [PDF] C
2-slot Backplane [PDF] A
[PDF] B

: Note: Both Sync Box enclosures have the same PCB board inside, only the enclosure and the connectors are different. User's Guide is not yet updated for the DC-in enclosure, so all connector references are based on the rack-mount version.